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(57) ABSTRACT 
An improved wafer-wide optical bus interconnect is 
described for use in wafer-scale integration systems. By 
optically coupling sub-systems on the wafer, faults nor 
mally found in electrically based interconnection topol 
ogies are avoided. The invention incorporates a planar 
waveguide which couples emitters and detectors dis 
tributed throughout the wafer. The waveguide trans 
mits an omnidirectional emission from an optical diode 
to all detectors on the wafer. The only electrical con 
nection between sub-systems on the wafer may be for 
power. 
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WAFER-SCALE OPTICAL BUS 
BACKGROUND 
This invention relates to communication means for 
use in electronic systems. In particular, it relates to an 
omnidirectional optical interconnection communication 
network which uses a substantially planar optical wave 
guide to guide laser light communication in two dimen 
sions, rather than in one dimension. Application of the 
invention is presently perceived to be in the field of 
integrated electronics as a substitute for wire connec 
tions, particularly in wafer-scale and multichip inte 
grated systems. 
In the world of integrated electronics, there is an ever 
increasing need for faster compute cycles. One attrac 
tive solution is wafer-scale integration, which is the 
direct use of a silicon wafer (gallium arsenide wafer or 
other suitable materials) as a substrate for the construc 
tion of an entire computing system, including process 
ing, memory, input/output and other circuits. These 
systems could include processor, memory, floating 
point units, and input/output connections, and are par 
ticularly useful in signal processing and other applica 
tions where a large amount of processing capacity is 
required. Wafer scale integration provides improved 
speed while reducing the utilization of valuable circuit 
area for connection pads and input/output conditioning 
circuitry. 
The complexity of interconnections and conductor 
routing between macrocells required for wafer-scale 
integration has been a severe problem and is a direct 
contributor to poor overall system yield. There have 
been many compromises in interconnection structures 
on the wafer but most fail because of the error prone 
nature of the interconnection medium. For example, 
global wire buses with close etches tend to be suscepti 
ble to shorts and open connections. 
Current electro-optic systems utilize point-to-point 
communication, including the widespread use of fiber 
optics and other linear, effectively one-dimensional 
waveguides. Most point-to-point optical technologies 
are not inherently fault-tolerant, thus requiring complex 
logic and hardware to implement redundant sub-sys 
tems. Other proposed approaches to electro-optic com 
munications, such as holography and movable mirrors, 
require precise alignment and considerable set up time, 
and hence are not optimal for communications at the 
processor/cache/memory interface level. 
Given a set of equivalent components (macrocells) 
communicating on a wafer-scale computer system, the 
overall yield is a product of the component yield multi 
plied by the interconnection yield, hence there is clearly 
a need for high interconnection yield. The interconnec 
tion yield becomes critical when built-in testing tech 
niques are used to detect and adapt to subsystem or 
component faults in wafer-scale systems. Recent work 
has shown that the use of pooled spares for fault circum 
vention is a viable technique for increasing yield in 
wafer-scale integration systems, but only where the 
interconnect yield can be made very high, much greater 
than the macrocell yield. Furthermore, slight improve 
ments in interconnect yield can result in substantial 
improvements in overall system yield. 
Three basic techniques currently exist for optically 
communicating between elements on a semiconductor 
surface: (1) direct connection with a point-to-point 












free-space focused interconnection or imaging intercon 
nections (holography). 
The direct point-to-point connection method is effi 
cient but fixes the topology in the same way as electrical 
bus connections fix the topology on the wafer. Free 
space unfocused broadcast suffers from efficiency losses 
inherent in free-space transmission. In spite of its limita 
tions, at least one experimental computer system has 
been built using a common free space optical bus. The 
use of holography as an approach to free-space focused 
interconnection is promising, but most work has utilized 
visible light and less is known concerning good holo 
graphic optical elements in the near infrared, where 
high speed optical technology has progressed. Work 
has also been reported on using deformable mirrors as 
an approach to free-space focused interconnection. 
It is therefore desirable to produce a communication 
system for wafer-scale integration systems, and other 
similar high circuit density systems, that utilizes the 
advantages of optical communication methods while 
avoiding the difficulties attendant to the use of point-to 
point, holographic, and other known techniques. It is 
further desired to avoid the need to construct a plurality 
of fixed point-to-point communication routes between 
various components or macrocells in a wafer-scale sys 
tem, so that the communication system may be adapt 
able to changing topologies in a wafer-scale system. 
SUMMARY OF THE INVENTION 
The problems outlined above are in large part solved 
by the apparatus and method of the present invention. 
The present invention comprises a direct connection 
of one or more optical emitters to one or more optical 
detectors, using an omnidirectional optical emitter 
which "broadcasts' its messages unfocused through a 
planar waveguide constructed on the wafer or suitable 
semiconductor substrate. The message is then receiv 
able by all detectors coupled to the waveguide. This 
optical interconnection invention provides topology 
insensitive optical coupling of devices on the wafer. 
These devices can be at any level of complexity from 
simple cells to complete RISC processors or clusters of 
processing elements. Both global and local communica 
tions can be supported. In addition to providing com 
munication, this invention can provide a clock channel 
to implement a global wafer-wide clock with minimum 
skew (limited only by the speed of light through the 
medium). 
This invention overcomes serious obstacles implicit 
in wafer-scale system fabrication, particularly in fabri 
cating interconnections between subsystems, by opti 
cally interconnecting all computing devices on the wa 
fer. With the newer experimental fabrication techniques 
involving wafer carriers to improve yields, this pro 
posed technology will increase performance without 
increasing cost. 
The invention is not limited to wafer-scale system 
applications. The wafer-scale application was chosen 
because of its immediate need for an efficient, reliable 
communication system, and because of cost/perfor 
mance advantages. In one alternative embodiment, one 
could mount a collection of chip elements on a suitable 
carrier and subsequently implant the optic transmitter/- 
receiver and omnidirectional waveguide technology of 
this invention so as to enable optical communication 
between chip elements. The result, in effect, is an opti 
cal multichip carrier system. 
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In addition, this invention may be used for inter 
wafer communications. Systems may be developed 
utilizing multiple wafers, where additional wafers may 
contain only memory, only processing units, or a mix of 
memory and processing units, with point-to-point opti 
cal connections between wafers, and each wafer con 
prising a planar waveguide according to this invention. 
This technique may be particularly useful because mem 
ory circuits are fabricated using significantly different 
processes than are processor circuits, and it may there 
fore be beneficial to fabricate them on different wafers. 
The only electrical connection between the wafers, and 
between the wafers and the outside world, could be 
power and ground, with all outside (off-wafer or inter 
wafer) communication being optical. Inter-wafer com 
munication may be accomplished with optical emissions 
generally perpendicular to the waveguides at wave 
lengths that efficiently penetrate both waveguides and 
wafer materials, using appropriately aligned emitters 
and detectors on selected wafers. Communication intra 
wafer between major subsystems may also be optical. 
This invention will allow for the generation of systems 
with processing power in excess of 20,000 mips and 
10,000 mflops per wafer. 
One of the benefits of this invention is that it provides 
a very high interconnect yield between components 
installed on the wafer. Wire buses are more prone to 
errors (such as shorts and broken wires) than wave 
guides, due to the nature of the material involved and 
requirements for connectivity. The high interconnect 
yield of the present invention may be combined with 
the use of pooled spare electronic components to permit 
high effective wafer yields. 
The invention also permits component fault circum 
vention to be implemented without regard to the topol 
ogy of the failure. Using this invention, one component 
may communicate with working parts of the wafer 
while ignoring failed parts, without concern that the 
failed parts will prevent communication between them. 
In addition, no hardware alterations are needed. This 
feature will allow highly parallel, fault-tolerant systems 
to be constructed on a single wafer. 
When a waveguide is used in the place of a wire bus 
structure, the fine grain nature of the wire bus structure 
disappears and much greater yields and reliability may 
be achieved in manufacturing wafer-scale systems. This 
invention can be considered to provide a wafer-wide 
optical bus as a system interconnection resource. Exten 
sions of the concept lead to multiple independent con 
current communicating regions on the wafer, where a 
plurality of independent planar waveguides may be 
fabricated on a wafer, each being optically isolated from 
the others, to enable communications between selected 
subsets of devices on a wafer. This latter structure al 
lows both local and global traffic to be accommodated 
optically. In alternative embodiments, various emitters 
may emit at different wavelengths, and tuned detectors 
may be used to differentiate between signals from the 
various emitters, thus enabling concurrent independent 
communications to be conducted in a single waveguide. 
The present invention thus includes an electro-optical 
communication system to provide communications be 
tween subsystems in a wafer-scale integrated system, 
wherein a plurality of subsystems are fabricated on a 
single substrate wafer. The communication system com 
prises a thin planar optical waveguide deposited on the 
wafer to cover the electronic and electro-optic circuitry 












pled to a first subsystem on the wafer and optically 
coupled to the waveguide, and an optical detector opti 
cally coupled to the waveguide and coupled to a second 
subsystem on the wafer. This invention allows the first 
subsystem to communicate with the second subsystem 
by emitting omnidirectional optical signals into the 
waveguide. The emitted light propagates omnidirec 
tionally through the planar waveguide such that it may 
be received by the detector, independent of its place 
ment. 
In presently preferred embodiments, the waveguide 
may comprise SiN. or phosphorous-doped SiO2, and in 
a preferred embodiment the waveguide thickness may 
be less than 10 microns, or even less than 1 micron. An 
optical terminator may be fabricated around the periph 
ery of the waveguide to direct light reaching the pe 
riphery out of the waveguide and away from the wafer, 
or alternatively the terminator may be adapted to ab 
sorb the light reaching the periphery of the waveguide. 
In a still further embodiment, the light reaching the 
periphery may be directed into a highly doped region of 
the wafer. 
The waveguide may cover the entire surface of the 
wafer. Alternatively, the waveguide may cover less 
than the entire surface of the wafer, so long as it encom 
passes all of the emitters and all of the detectors which 
are intended to communicate with one another accord 
ing to this invention. More than one waveguide may be 
fabricated on a single wafer, and multiple waveguides 
on a wafer may be separated by optical terminators or 
other suitable means known in the art. 
The emitters which are optically coupled to the 
waveguide may be end-fire mesa type emitters which 
protrude into the waveguide, or alternatively, they may 
be recessed emitters which do not protrude into the 
waveguide sufficiently to block the emissions of other 
emitters. The emitters and detectors may be fabricated 
directly on the substrate, or they may be separately 
fabricated and attached to the wafer by suitable tech 
niques known in the art. 
This invention also contemplates a method of electro 
optical communication between subsystems in a wafer 
scale integrated system, comprising providing an elec 
tro-optical communications system as described above, 
emitting encoded optical signals from an emitter in 
response to signals sought to be communicated so as to 
omnidirectionally transmit a corresponding light signal 
through the waveguide and receiving that light signal 
with the appropriate detector, which may then dispatch 
the signal to appropriate circuitry. The determination of 
which detector circuit is appropriate is by device ad 
dress specification of the bus protocol being used. The 
signal could be a message, clock, or an encoding of both 
such that a global clock is provided within the commu 
nication region or partition. 
The invention further contemplates a method of man 
ufacturing an optical communication system that in 
cludes depositing a cladding layer of SiO2 on the surface 
of a wafer overlaying the circuit layer and then deposit 
ing a SiN. confinement layer over the cladding layer. 
The cladding layer may be used to fill irregularities in 
the surface of the circuit layer and to provide a suitably 
flat surface for deposition of the waveguide, although a 
perfectly flat surface is not necessary. The confinement 
layer makes up the waveguide itself, and it must be 
abutted on both sides by materials that create a suitable 
index of refraction at both edges of the confinement 
layer. In the exemplary embodiments, the confinement 
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layer is sandwiched between the cladding layer and air. 
An alternative method of manufacturing a waveguide 
according to this invention comprises depositing a clad 
ding layer comprising HIPOX SiO2 on the surface of 
the wafer, overlaying the circuit layer, and then depos 
iting a confinement layer comprising phosphorous 
doped SiO2 on the cladding layer. 
Other materials and methods may be used to fabricate 
the waveguide of this invention, and these examples are 
given only to set forth the presently preferred method 
of practicing this invention and are in no way limiting of 
the scope of the claims. 
The present invention therefore provides an im 
proved device for communication between devices, 
components or subsystems in wafer-scale integration 
systems or an optical chip carrier system. This invention 
further provides methods of communicating using such 
a system and methods of fabricating such a system. 
These and other advantages of the present invention 
will be further appreciated from the drawings and from 
the detailed description provided below. 
BRIEF DESCRIPTION OF THE DRAWINGS 
So that the manner in which the herein described 
advantages and features of the present invention, as well 
as others which will become apparent, are attained and 
can be understood in detail, more particular description 
of the invention summarized above may be had by refer 
ence to the embodiments thereof which are illustrated 
in the appended drawings, which drawings form a part 
of this specification. 
It is to be noted, however, that the appended draw 
ings illustrate only exemplary embodiments of the in 
vention and are therefore not to be considered limiting 
of its scope, for the invention may admit to other 
equally effective embodiments. 
FIG. 1 is a diagrammatic perspective view of a wafer 
comprising a waveguide and associated devices accord 
ing to the present invention; 
FIG. 2 is a top view of a waveguide according to the 
present invention showing the omnidirectional propa 
gation of a wavefront from an optical emitter; 
FIG. 3 is an enlarged cross-section of an embodiment 
of a wafer-scale system employing the present invention 
showing an inverted end-fire mesa emitter coupled to 
the waveguide layer; 
FIGS. 4a, 4b and 4c is a top view of a waveguide 
according to the present invention showing an exem 
plary placement of eight emitters and detectors to avoid 
shadowing; 
FIG. 5 is an enlarged cross-section showing a re 
cessed emitter coupled to the waveguide layer; 
FIG. 6 is a plan view illustrating a partitioned wave 
guide, wherein two optically independent waveguides 
are fabricated on a wafer surface. 
FIG. 7 is a cross section of a prototype waveguide 
deposited on a substrate. 
FIG. 8 is a cross section of the edge of a waveguide 
in accordance with an embodiment of the invention, 
illustrating the use of termination means to direct light 
out of the waveguide at its periphery. 
FIG. 9 is a graph of a light pulse input to and output 
from an experiment with a 5 micron waveguide con 
structed in accordance with the present invention. 
FIG. 10 is an alternative embodiment of the present 
invention illustrating a waveguide used to connect sepa 













FIG. 11 is an embodiment of a light detector using a 
ring grating, in accordance with the present invention. 
FIG. 12 is the ring grating used in the embodiment 
shown in FIGS. 11, 13, 14, and 16. 
FIG. 13 is an embodiment of an frequency-selective 
detector, in accordance with the present invention. 
FIG. 14 is an embodiment of an emitter using a ring 
grating, in accordance with the present invention. 
FIG. 15 is an example of an optical back plane, in 
accordance with present invention. 
FIG. 16 is a multiple-layer waveguide and a wafer 
and associated devices, according to the present inven 
tion. 
DETALED DESCRIPTION OF THE 
INVENTION 
Referring to FIG. 1, an exemplary embodiment of a 
wafer-scale electro-optic computer system 10 according 
to this invention comprises a semiconductor wafer 12 
(of width W) having a cylindrical waveguide 14 several 
microns in height (H) grown on top of the circuit layer 
16 which may comprise conventional integrated elec 
tronic circuitry. Electro-optic emitters 18 and detectors 
19 (at least one of each per active device or component 
on the wafer) are electrically coupled to the corre 
sponding circuitry and optically coupled to the wave 
guide. The emitters and detectors may, alternatively, be 
coupled to their corresponding circuits via optic means 
rather than electrically. 
The novel approach of this invention uses planar 
waveguide 14 as a means of providing an optical bus 
which connects selected wafer components. While this 
waveguide is technically a three dimensional structure, 
it has a very small height H compared to its width D, 
and therefore an emitted wave front effectively propa 
gates in two dimensions due to the waveguide's limited 
height and the fact substantially 100% reflection is 
achieved at the top edge 11 and bottom edge 13 of 
waveguide 14, because propagated light impinges upon 
these surfaces beyond the critical angle for the inter 
face. 
In an exemplary embodiment, this invention com 
prises a silicon or gallium arsenide wafer 12 of diameter 
W comprising a substrate 22 and a layer 16 containing 
the electrical and electro-optic elements, as shown in 
FIG. 1. A cylindrical waveguide 14 of diameter D and 
height H is grown on top of the wafer 12 and its cir 
cuitry. The diameter of the waveguide D may be 
slightly less than W, to avoid edge effect irregularities 
on the wafer, while in preferred embodiments the 
height H of the waveguide may be less than five mi 
COS. 
The planar waveguide 14 produces an optical bus 
that permits all detectors 19 on the wafer to receive a 
transmission substantially simultaneously. The emitter 
18 generates an optical wavefront of equal energy prop 
agating in all directions in the plane of waveguide 14. 
FIG. 2 illustrates propagation of an optical signal 
through waveguide 14 from emitter 20. The wavefronts 
24 are shown at various points in time after emission to 
illustrate the omnidirectional nature of the waveguide 
14 in two dimensions. 
Since light need travel only 15 centimeters on a 6inch 
wafer, dispersion, which is in the range of 10 to 50 
nsec/km, will be negligible, and all detectors will re 
ceive the emitted signals substantially simultaneously. 
When diode emitter 18 transmits its optical output 
into the waveguide, the signal is detectable everywhere 
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on the wafer surface (with the possible exception of 
shadows caused by other emitters that protrude 
through the waveguide). This provides considerable 
flexibility in placement of electronic and electro-optic 
components on the wafer. This combination of diode 
emitter 18, waveguide 14 and detector 19, in effect, 
creates an optical bus which connects the transmitting 
diode emitter with all detectors that are coupled to the 
waveguide. 
Referring to FIG. 8, waveguide 14 comprises an 
optical terminator 26 placed at its periphery to prevent 
reflections of emitted optical signals from interfering 
with the primary transmission. In a preferred embodi 
ment, optical energy 30 travels through waveguide 14, 
reaches terminator 26 and is deflected out of the wave 
guide. This is accomplished in a preferred embodiment 
using a grating coupler 26 (e.g. a Bragg grating), which 
is well known in the art, alone or combined with reflect 
ing and refracting interfaces formed by modifying the 
shape of the edge of the waveguide by etching and 
deposition techniques. When light 30 impinges upon 
grating 26 it is deflected out of the waveguide. Due to 
the very thin nature of waveguide 14, a narrow grating 
26 etched around its periphery will deflect essentially 
all of the light out of the waveguide. The deflected 
optical energy 32 may be captured by off-chip detectors 
(e.g. to provide input to a bus monitor or to transfer the 
signal to other off-wafer circuits) or permitted to dissi 
pate. The terminator 26 may alternatively be designed 
to deflect the optical energy down and into a region of 
the silicon substrate which has been highly doped to 
enhance photon absorption, particularly when cladding 
layer 15 is omitted and waveguide 14 is in direct contact 
with semiconductor wafer 12. Termination may not be 
necessary in some cases in that reflection could be small 
and thus not detectable. 
Current prototype embodiments of the invention 
have been operated at a transmission rate of up to 1.4 
gigabits per second. As discussed previously, band 
width may also be improved by emitting at different 
wavelengths simultaneously using multiple modulated 
emitters and tuned detectors within the same wave 
guide. 
In an alternative embodiment, the waveguide is not 
continuous over the entire wafer, but is instead parti 
tioned. This is useful where two or more distinct omni 
directional communication channels are desired. The 
waveguide may be partitioned by fabricating optical 
terminators 26, as discussed above, around the perime 
ter of each partition, such that light approaching a 
boundary between partitions is prevented from crossing 
into an adjacent partition, and is instead diverted out of 
the waveguide or absorbed. 
For example, referring to FIG. 6, waveguide 14 may 
be separated into a first part 28 and a second part 29 by 
use of optical termination at the edges. The detectors 
19 in the first part 28 receive emissions only from the 
emitters 18 also located in the first part, and the detec 
tors in the second part 29 receive emissions only from 
the emitters also located in the second part. If desired, a 
communication channel may be constructed between 
the first and second parts by conventional optical or 
electrical means, either on the wafer or off of it. Such 
partitioning of waveguide 14 can also be used, in effect, 
to bit slice the communications. Thus, for example, one 
part of waveguide 14 may be used for each bit of a byte 













one per partition. The bandwidth would thus be 1.4 
gigabytes per second. 
An embodiment of the invention employs an inverted 
end-fire mesa emitter. As shown in FIG. 3, the emitter 
diode 34 couples its energy directly into the waveguide 
14 by what is called "end-fire' coupling. This type of 
coupling minimizes the losses and maximizes the optical 
energy 33 coupled into the waveguide. In this arrange 
ment the top electrical contact of the diode 35 is electri 
cally coupled to all others emitter diodes. These top 
contacts can be connected via a metalization layer 36 
(or alternatively via point-to-point "wired' connec 
tions) on top of the waveguide 14, and the drive circuit 
and current source can then be coupled to the other 
diode contact 37 below the waveguide 14 in the circuit 
layer 16 where the electronic components reside. A 
buffer layer 39 is placed between the waveguide and the 
metalization layer to support the metal layer and is 
chosen to provide a proper index of refraction to the 
interface between buffer 39 and waveguide 14. 
With this type of design, in which the emitter diodes 
34 protrude through the waveguide 14, each diode may 
cast a shadow within part of the waveguide when an 
other diode is emitting. This places some restrictions on 
the topological placement of emitters and detectors. All 
detectors should preferably be in line-of-sight of all 
emitters. Even with this restriction, placement of small 
numbers of emitter/detector pairs on the wafer is not a 
problem. FIG. 4a illustrates the placement of eight 
nodes 40 (emitter/detector pairs) on a wafer 10 such 
that all nodes are in line-of-sight of all other emitters. 
FIG. 4b shows an example of eight equal area square 
circuit regions 42 with one emitter/detector pair for 
each region. FIG. 4c shows an example with more effi 
cient silicon usage, where circuit elements are of one of 
two shapes 44 and 46 but the wafer area occupied by 
each circuit element is the same. 
Future optical emitters are expected to inject their 
optical signal 48 into waveguide 14 via a recessed emit 
ter 50 as shown in FIG. 5. Because most of the emitter 
50 lies below the plane of waveguide 14, the line-of 
sight restriction disappears because the wavefront will 
propagate past the emitter without shadowing. Buffer 
layer 49 may be deposited during fabrication to elevate 
waveguide 14 above wafer 12 by a selected distance. 
The optical signal 48 is still injected into the waveguide 
directly as before, but since the active region 51 of 
emitter 50 is expected to be less than 3 microns from the 
top of diode 50, the emitter should not obscure the 
transmission from another source. This type of optical 
15 signal injection is referred to herein as "recessed 
coupling.' 
When the number of emitter/detector pairs is small, 
"end-fire' coupling is simpler, while for large numbers 
of pairs "recessed" coupling may be employed to mini 
mize consideration of shadowing in wafer design. 
Systems utilizing this invention may be constructed 
such that the only electrical connections to the wafer 
system are for power supply. All external input and 
output signals, including wafer-to-wafer traffic, may be 
routed on and off the wafer through optical fiber con 
nections. Load balancing may be accomplished by ap 
propriate mixing of input/output requirements to pro 
cessing elements with optical connections between the 
necessary wafers or sub-wafer components. For exam 
ple, in a sparse input/output environment, all input/out 
put connections may go to a single wafer for processing, 
while in a heavy input/output environment, input/out 
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put connections may be distributed to a plurality of 
wafers. The placement of input/output connections in 
general is an architectural decision, not a function of the 
optical connections. 
In another embodiment, the emitter utilized is an 
optically-coupled mirror-quantum well InGaAs-GaAs 
light emitting diode (LED), for example, like that dis 
closed in Deppe, Campbell, Kuchibhatla, Rogers and 
Streetman, "Optically-Coupled Mirror Quantum Well 
Inga As-GaAs Light Emitting Diode,' Electronics Let 
ters, Vol. 26, No. 20, Sep. 27, 1990. This device is the 
subject of U.S. Pat. No. 5,089,860, issued on Feb. 18, 
1992, the disclosure of which is expressly incorporated 
herein by reference. The intensity of this light-emitting 
diode peaks near 1.0 m. It has been shown that with a 
410 angstrom spacing between the quantum well and 
the mirror on the surface, a 3 dB roll-off frequency of 
1.4 GHz is obtained. This light emitting diode has a 
mesa-type structure with a diameter in the range of 50 
to 100 microns. The emitter diode may be fabricated 
directly in place on the wafer, or fabricated separately 
and attached to the wafer. 
Two prototype waveguides have been constructed, 
one with a 0.3 micron (3000 A) high SiN. confinement 
layer (optical waveguide layer for confining the optical 
emission) and another with a 5 micron (50000 A) phos 
phorous doped SiO2 (P:SiO2) confinement layer. 
Referring to FIG. 7, the 0.3 um-thick waveguide was 
formed by first depositing a 2.5 um-thick cladding or 
buffer layer 15 of SiO2 on the Si substrate 12 followed 
by depositing the SiN confinement layer 14 (3000 A). 
The 5um-thick waveguide was formed by first produc 
ing a 15um-thick cladding or buffer layer 15 of HIPOX 
SiO2 on the Si substrate 12 followed by the deposition of 
a 5 m-thick phosphorous doped SiO2 (P:SiO2) confine 
ment layer 14. The attenuation of both of these wave 
guides has been determined to be less than 0.5 dB/cm. 
Each prototype consisted of a waveguide that was ap 
proximately 1 cm square fabricated on a silicon sub 
strate. In both cases the upper surface of the confine 
ment layer was exposed to air, which yielded a suitable 
index of refraction and resulting critical angle. These 
prototypes are described as examples of embodiments of 
the waveguide of this invention, and are not intended to 
limit the scope of the claims to these particular materials 
and methods. 
Work has been performed to test the coupling of an 
emitter to the waveguide, the extent of dispersion in the 
waveguide, and the quality of the signal waveform 
detected from "end-fire' coupling and transmission 
through a planar waveguide. To test the coupling, pro 
totypes were constructed as described above, and the 
emitting edge of a diode was vertically aligned with the 
waveguide layer and placed at one end of the planar, 
rectangular waveguide. The optical output was mea 
sured and recorded as it emerged from the opposite 
edge of the waveguide, thus allowing a measurement of 
the desired coupling and transmission characteristics 
with a detecting photodiode and other instrumentation. 
The pulse response of the 5 micron waveguide was 
measured using a 1.0 KHz 50 ns wide pulse source 
which has a rise time of 9.4 ns. FIG, 9 shows a dual 
trace of the drive pulse 52 (lower trace) and the detec 
tor output 54 (upper trace), both with 20 ns/div hori 
zontal timebases. The detector was a silicon PIN photo 
diode and the detector output was displayed directly. 
The fall time of the detector output 54 was identical to 













detector rise was initially identical but then decreased 
slightly. Also, the signal to noise margins were quite 
acceptable. The signal response characteristics were 
acceptable in terms of both rise/fall times and signal 
quality. The detector diode used for signal measure 
ment can be improved, without much effort, to provide 
even better response and optical efficiency. 
Measurement of the optical output at the edge of both 
a 0.3 and a 5 micron waveguide showed that light was 
emitted all along the waveguide, confirming that the 
waveguide created a two dimensional, omnidirectional 
optical bus. The 5 micron waveguide provided im 
proved coupling and quite consistent output along the 
edge as compared to the 0.3 micron device. Due to its 
extreme thinness, the 0.3 micron waveguide is much 
more sensitive to irregularities in fabrication, and its 
performance may be improved by improved fabrication 
techniques. 
Referring now to FIG. 10, an alternative embodiment 
of the present invention is presented. In contrast with 
the embodiment of FIG. 1, in the embodiment of FIG. 
10, a number of separate chips 56 are mounted upon a 
single waveguide 14 which is mounted on a carrier 
substrate 57. Between each of chips 56 and waveguide 
14 are waveguide interface and optical transducer chips 
58, which include emitters and detectors, in accordance 
with the present invention, allowing individual chips 56 
to communicate with each other through waveguide 14. 
Both interchip and intrachip communication can be 
provided in this manner. 
Referring now to FIGS. 11-14, presented are em 
bodiments of emitters 18 and detectors 19 which incor 
porate a ring grating, in accordance with the present 
invention. 
Referring to FIG. 11, detector 19, which can be, for 
example, a PIN photodiode, receives a portion of the 
energy passed through waveguide 14 by use of a con 
centric ring grating 60. An isometric view of ring grat 
ing 60 is shown in FIG. 12. 
The spacing between the rings of grating 60 is set so 
that deflection of optical energy 30 travelling within 
waveguide 14 will deflect from ring grating 60 so as to 
be incident upon detector 19, as shown by ray 61. 
The diameter of grating 60 determines the ratio of 
deflected to non-deflected light, and hence how much 
energy is diverted to detector 19 versus how much 
energy passes by detector 19. Grating 60 is formed in a 
concentric ring geometry so that regardless of the angle 
of incidence of signal 30, deflection occurs along ray 61, 
onto the detector, as shown in FIG. 12. Tunable detec 
tors can be made by adjusting the spacing between the 
rings (i.e., the grating spacing) so that deflection will 
occur for the desired wavelength, and other wave 
lengths will be deflected at angles other than 90, and 
will not be incident upon detector 19, as shown in FIG. 
13. Detector 19, shown in FIG. 13 will respond to signal 
30 of wavelength A0, but not of wavelength A1. 
In a similar fashion, referring to FIG. 14, emitter 18 
can be configured in combination with grating 60 so 
that signal 62, emitted by emitter 18, will strike grating 
60, and will deflect substantially at a 90 to produce 
signal 30 travelling within waveguide 14. 
The present invention may also be used to develop a 
back plane-type interconnect. Referring to FIG. 15, 
each optical partition 70 on the back plane corresponds 
to a data or control item across all back plane slots 71. 
Optical strobe partition 72 generates the timing for each 
slot 71 to pick off the data from partitions 70. Since the 
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propagation delay of the optical strobe is identical to 
that of the data arrival, the difference in the arrival time 
of signal at each slot 71 is accounted for. Electrical to 
optical conversion occurs at the back plane. Each slot 
71 would have a bus protocol circuit for handshake, 
timing and data buffering, as commonly known in the 
art. Each partition 70 could use multiple wavelengths 
which may be used to increase the bandwidth. For 
example, a back plane with 128 bit partitions using four 
wavelengths (four emitters and four detectors for each 
partition) would have an overall bandwidth of 102.4 
gigabytes. 
Referring now to FIG. 16, presented is a multi-layer 
version of the present invention which can be produced 
by layering a plurality of alternating waveguide layers 
14 and cladding layers 15 on top of substrate 12 and 
electrical circuitry 16. Ring gratings 60 are placed on 
top of the waveguide 14 for which omnidirectional 
coupling is to occur. Beneath each grating 60 is a lo 
cated either emitter 18 or detector 19 which permits 
transmission of signals, and receipt of signals, from only 
the desired waveguide 14. 
Such a multi-layer embodiment could, for example, 
provide a system with concurrent global clock, with 
concurrent local and global communications. In a multi 
layer system, any of the layers could be partitioned, thus 
further increasing signal bandwidth. In an alternative 
embodiment of the multilayer version of the present 
invention, byte transmission could be sliced so that one 
bit was assigned to each of eight layers, and one layer 
was reserved for an optical strobe, if necessary. In this 
way, transmission would be byte serial rather than bit 
serial. 
Further modifications and alternative embodiments 
of this invention will be apparent to those skilled in the 
art in view of this description. Accordingly, this de 
scription is to be construed as illustrative only and is for 
the purpose of teaching those skilled in the art the man 
ner of carrying out the invention. It is to be understood 
that the forms of the invention herein shown and de 
scribed are to be taken as the presently preferred em 
bodiments. Various changes may be made in the shape, 
size, and arrangement of parts. For example, equivalent 
elements or materials may be substituted for those illus 
trated and described herein, and certain features of the 
invention may be utilized independently of the use of 
other features, all as would be apparent to one skilled in 
the art after having the benefit of this description of the 
invention. 
What is claimed is: 
1. An electro-optical communication system to pro 
vide for communication between subsystems in a wafer 
scale integrated system, wherein a plurality of subsys 
tems are fabricated on a single substrate wafer including 
a first subsystem and a second subsystem, comprising: 
a planar omnidirectional optical waveguide deposited 
on a first surface of the wafer; 
an optical emitter coupled to the first subsystem and 
optically coupled to the waveguide; 
an optical detector optically coupled to the wave 
guide and coupled to the second subsystem. 
2. The system of claim 1, wherein the waveguide 
comprises a terminating means at its periphery, the 
terminatinq means being adapted to prevent light reach 
ing the periphery of the waveguide from being reflected 
back into the waveguide. 













4. The system of claim 1, wherein the waveguide 
comprises phosphorous doped SiO2 (P:SiO2). 
5. The system of claim 1 wherein a thickness of the 
waveguide is less than 8 microns. 
6. The system of claim 1, wherein the emitter is re 
cessed below a plane of the waveguide such that it does 
not substantially block the propagation of light through 
the waveguide. 
7. An optical communication system adapted to pro 
vide for communication between subsystems in a wafer 
scale integrated system, wherein a plurality of subsys 
tems are fabricated on a single substrate wafer including 
a first subsystem and a second subsystem, comprising: 
a planar omnidirectional optical waveguide deposited 
on the wafer; 
optical emitting means electrically coupled to the 
first subsystem and optically coupled to the wave 
guide and adapted to generate an encoded optical 
signal and couple the signal into the waveguide; 
optical detecting means optically coupled to the 
waveguide and electrically coupled to the second 
subsystem and adapted to detect an optical signal 
propagating through the waveguide. 
8. The system of claim 7, further comprising optical 
terminating means positioned at the periphery of the 
waveguide for preventing light that reaches the periph 
ery from reflecting back into the waveguide. 
9. A method of electro-optical communication be 
tween subsystems in a wafer-scale integrated system, 
comprising: 
providing an electro-optical communication system 
comprising a planar waveguide, an emitter coupled 
to a first subsystem and adapted to omnidirection 
ally emit an encoded optical signal into the wave 
guide, and a detector coupled to a second subsys 
tem and adapted to receive said optical signal from 
said waveguide; 
emitting encoded optical signals from the emitter in 
response to a signal sought to be communicated 
from the first subsystem so as to omnidirectionally 
transmit a light signal through the waveguide; 
receiving said light signal with the detector and cou 
pling the signal to the second subsystem; 
whereby effecting optical communication between a 
first subsystem and a second subsystem in a wafer 
scale integration system is effected. 
10. A method of manufacturing an optical communi 
cation system for a wafer-scale integration system com 
prising: 
providing a wafer-scale integrated electronic system 
having an electro-optic emitter and an electro-op 
tic detector coupled to circuitry fabricated on a 
wafer; 
depositing a cladding layer of SiO2 on the surface of 
the wafer; 
depositing a SiN confinement layer on the cladding 
layer; 
so as to construct a planar waveguide on the surface 
of the wafer, the waveguide being coupled to the 
emitter and to the detector. 
11. A method of manufacturing an optical communi 
cation system for a wafer-scale integrated system com 
prising: 
providing a wafer-scale integration system having an 
electro-optic emitter and an electro-optic detector 
coupled to circuitry fabricated on a wafer; 
depositing a cladding layer comprising HIPOX SiO2 
on the surface of the wafer; 
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depositing a confinement layer comprising phosphor 
ous-doped SiO2 on the cladding layer; 
whereby a planar waveguide is constructed on the 
surface of the wafer, the waveguide being coupled 
to the emitter and to the detector. 
12. An electro-optical communication system to pro 
vide for communication between subsystems in an elec 
tronic system, wherein a plurality of integrated circuits 
are mounted on a multi-chip carrier, including a first 
circuit and a second circuit, comprising: 
a planar omnidirectional optical waveguide deposited 
over the integrated circuits mounted on the carrier; 
an optical emitter coupled to the first circuit and 
optically coupled to the waveguide; 
an optical detector optically coupled to the wave 
guide and coupled to the second circuit. 
13. The system of claim 12, wherein the waveguide 
comprises a terminating means at its periphery, the 
terminating means being adapted to direct light reach 
ing the periphery of the waveguide out of the wave 
guide. 
14. The system of claim 12, wherein the waveguide 
comprises SiN. 
15. The system of claim 12, wherein the waveguide 
comprises phosphorous doped SiO2 (P:SiO2). 
16. The system of claim 12 wherein the thickness of 
the waveguide is less than 8 microns. 
17. The system of claim 12, wherein the emitter is 
recessed below the plane of the waveguide such that it 
does not substantially block the propagation of light 
through the waveguide. 
18. An electro-optical communication system used to 
provide for communication between a plurality of sub 
systems in an electronic system comprising: 
at least one optical emitter, and at least one optical 
detector, coupled to each of said plurality of sub 
systems; and 
a planar omnidirectional optical waveguide optically 
coupled to each of said emitters and detectors, 
whereby omnidirectional optical communication 
between any emitter and any detector is provided. 
19. The system of claim 18, wherein said plurality of 
subsystems are fabricated on a single substrate wafer. 
20. The system of claim 18, wherein said plurality of 
subsystems are integrated on a substrate wafer, at least 
one of said subsystems being integrated on a substrate 
wafer separate from other of said subsystems. 
21. An electro-optical communication system to pro 
vide for communication between subsystems in a wafer 
scale integrated system, wherein a plurality of subsys 
tems are fabricated on a single substrate wafer including 
a first subsystem and a second subsystem, comprising: a 
planar optical waveguide deposited on a first surface of 
the wafer; an optical emitter coupled to the first subsys 
tem and optically coupled to the waveguide, said emit 
ter being recessed below a plane of the waveguide 
whereby said emitter does not substantially block the 
propagation of light through the waveguide; and an 
optical detector optically coupled to the waveguide and 
coupled to the second subsystem. 
22. An electro-optical communication system to pro 
vide for communication between subsystems in an elec 
tronic system, wherein a plurality of integrated circuits 
are mounted on a multi-chip carrier, including a first 
circuit and a second circuit, comprising: 
a planar optical waveguide deposited over the inte 












an optical emitter coupled to the first circuit and 
optically coupled to the waveguide, the emitter 
being recessed below the plane of the waveguide 
whereby the emitter does not substantially block 
the propagation of light through the waveguide; 
and 
an optical detector optically coupled to the wave 
guide and coupled to the second circuit. 
23. The system of claim 1 wherein the subsystems 
comprise electronic elements. 
24. The system of claim 1 wherein the subsystems 
comprise optical elements. 
25. The system of claim 1 wherein the subsystems 
comprise hybrid electro-optical elements. 
26. The system of claim 7 wherein the subsystems 
comprise electronic elements. 
27. The system of claim 7 wherein the subsystems 
comprise optical elements. 
28. The system of claim 7 wherein the subsystems 
comprise hybrid electro-optical elements. 
29. An electro-optical communication system to pro 
vide for communication between subsystems in an elec 
tronic system, comprising: 
a plurality of substantially planar omnidirectional 
optical waveguides; 
at least one emitter coupled to one of said subsystems 
and coupled to at least one of said waveguides; 
at least one detector coupled to one of said subsys 
tems and coupled to at least one of said wave 
guides; 
whereby any one of said emitters can broadcast opti 
cal signals to all of the detectors that are coupled to 
the same waveguide that said one emitter is cou 
pled to, and any one of said detectors can receive 
optical signals broadcast from all of the emitters 
that are coupled to the same waveguide that said 
one detector is coupled to. 
30. The method of claim 9, wherein the first subsys 
tem comprises a clock signal generator, and wherein 
said encoded optical signals comprise a clock signal for 
coordinating operation of the wafer-scale integrated 
system. 
31. The electro-optical communication system of 
claim 12, wherein the first circuit comprises a system 
clock adapted to transmit a clock signal via said planar 
omnidirectional optical waveguide. 
32. An electro-optical communication system to pro 
vide for communication between subsystems in a wafer 
scale integrated system, wherein a plurality of subsys 
tems are fabricated on a single substrate wafer including 
first, second, third and fourth subsystems, comprising: 
a first planar omnidirectional optical waveguide de 
posited on a first surface of the wafer; 
a second planar omnidirectional optical waveguide 
deposited on the first waveguide; 
a first optical emitter coupled to the first subsystem 
and optically coupled to the first waveguide; 
a first optical detector optically coupled to the first 
waveguide and coupled to the second subsystem; 
a second optical emitter coupled to the third subsys 
tem and optically coupled to the second wave 
guide; and 
a second optical detector optically coupled to the 
second waveguide and coupled to the fourth sub 
system. 
33. An electro-optical communication system to pro 
vide for communication between a sending system and 
a receiving system, comprising: 
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an optical emitter coupled to said sending system for optical signal from said waveguide and for con 
ducting said information to said receiving system. 
34. The communication system of claim 33, wherein 
to be transmitted from said sending system to said said waveguide is coupled to said optical emitter by 
5 apparatus comprising an optical fiber. 
35. The communication system of claim 33, wherein 
said detector is coupled to said waveguide by apparatus 
to said optical emitter, whereby said optical signal comprising an optical fiber. 
may be broadcast throughout said waveguide; and 36. The communication system of claim 33, wherein 
10 said waveguide is coupled to a plurality of said emitters an optical detector coupled to said waveguide and and to a plurality of said detectors. 
coupled to said receiving system, for receiving said sk 
generating an optical signal containing information 
receiving system; 
a planar omnidirectional optical waveguide coupled 
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